

## Product Overview

The NSI1042 is an isolated CAN transceiver which fully compatible with the ISO11898-2 standard. The NSI1042 integrated two channel digital isolators and a high reliability CAN transceiver. The digital isolator is silicon oxide isolation based on Novosense capacity isolation technology. The high integrated solution can help to simplify system design and improve reliability. The NSI1042 device is safety certified by UL1577 support 5kV<sub>rms</sub> insulation withstand voltages, while providing high electromagnetic immunity and low emissions. The data rate of the NSI1042 is up to 5Mbps. The NSI1042 provides thermal protection and transmit data dominant time out function. AEC-Q100 (Grade 1) option is provided for all devices.

## Key Features

- Fully compatible with the ISO11898-2 standard
- Up to 5000Vrms Insulation voltage
- Power supply voltage  
VDD1: 2.5V to 5.5V  
VDD2: 4.5V to 5.5V
- Bus fault protection of -58V to +58V
- Transmit data (TXD) dominant time out function
- Over current and over temperature protection
- Data rate: up to 5Mbps
- Ideal Passive, High Impedance Bus and Logic Terminals When Unpowered
- High CMTI: 150kV/μs
- Low loop delay: <220ns
- High system level EMC performance:  
Enhanced system level ESD, EFT, Surge immunity
- Operation temperature: -40°C ~125°C
- AEC-Q100 Qualified for Grade1
- RoHS-compliant packages: SOP8(300mil), SOP16(300mil)

## Safety Regulatory Approvals

- UL recognition:
  - SOP8(300mil): 5000Vrms for 1 minute per UL1577
  - SOP16(300mil): 5700Vrms for 1 minute per UL1577
- CQC certification per GB4943.1
- CSA component notice 5A
- DIN EN IEC 60747-17 (VDE 0884-17)

## Applications

- Industrial automation system
- Isolated CAN Bus
- Telecom

## Device Information

Part Number	Package	Body Size
NSI1042-Q1SWVR	SOP8(300mil)	5.85mm × 7.50mm
NSI1042-Q1SWR	SOP16(300mil)	10.30mm × 7.50mm

## Functional Block Diagrams




Figure 1. NSI1042 Block Diagram

## INDEX

<b>1. PIN CONFIGURATION AND FUNCTIONS .....</b>	<b>3</b>
<b>2. ABSOLUTE MAXIMUM RATINGS.....</b>	<b>4</b>
<b>3. ESD RATINGS.....</b>	<b>4</b>
<b>4. RECOMMENDED OPERATING CONDITIONS .....</b>	<b>5</b>
<b>5. THERMAL INFORMATION.....</b>	<b>5</b>
<b>6. SPECIFICATIONS.....</b>	<b>6</b>
6.1. ELECTRICAL CHARACTERISTICS.....	6
6.2. SWITCHING ELECTRICAL CHARACTERISTICS .....	8
6.3. PARAMETER MEASUREMENT INFORMATION .....	9
<b>7. HIGH VOLTAGE FEATURE DESCRIPTION .....</b>	<b>12</b>
7.1. INSULATION AND SAFETY RELATED SPECIFICATIONS .....	12
7.2. INSULATION CHARACTERISTICS.....	12
7.3. SAFETY-LIMITING VALUES.....	13
7.4. REGULATORY INFORMATION .....	15
<b>8. FUNCTION DESCRIPTION .....</b>	<b>16</b>
8.1. DEVICE FUNCTIONAL MODES .....	16
8.2. TXD DOMINANT TIME-OUT FUNCTION.....	17
8.3. BUS DOMINANT TIME-OUT FUNCTION.....	17
8.4. CURRENT PROTECTION.....	17
8.5. OVER TEMPERATURE PROTECTION .....	17
<b>9. APPLICATION NOTE .....</b>	<b>18</b>
9.1. TYPICAL APPLICATION .....	18
9.2. PCB LAYOUT .....	18
<b>10. PACKAGE INFORMATION .....</b>	<b>19</b>
<b>11. ORDER INFORMATION.....</b>	<b>21</b>
<b>12. DOCUMENTATION SUPPORT.....</b>	<b>21</b>
<b>13. TAPE AND REEL INFORMATION .....</b>	<b>22</b>
<b>14. REVISION HISTORY .....</b>	<b>25</b>

## 1. Pin Configuration and Functions




Figure 1.1 NSI1042-Q1SWR SOP16(300mil) Package

Table 1.1 NSI1042-Q1SWR SOP16(300mil) Pin Configuration and Description

<i>NSI1042-Q1SWR PIN NO.</i>	<i>SYMBOL</i>	<i>FUNCTION</i>
1	VDD <sub>1</sub>	Power Supply for Side 1
2	GND <sub>1</sub>	Ground 1, the ground reference for Isolator Side 1
3	RXD	CAN receive data output (LOW for dominant and HIGH for recessive bus states)
4	NC	No Connection
5	NC	No Connection
6	TXD	CAN transmit data input (LOW for dominant and HIGH for recessive bus states)
7	NC	No Connection
8	GND <sub>1</sub>	Ground 1, the ground reference for Isolator Side 1
9	GND <sub>2</sub>	Ground 2, the ground reference for Isolator Bus Side
10	GND <sub>2</sub>	Ground 2, the ground reference for Isolator Bus Side
11	NC	No Connection
12	CANL	Low-level CAN bus line
13	CANH	High-level CAN bus line
14	NC	No Connection
15	GND <sub>2</sub>	Ground 2, the ground reference for Isolator Bus Side
16	VDD <sub>2</sub>	Power supply for Bus Side




Figure 1.2 NSI1042-Q1SWVR SOP8(300mil) Package

Table 1.2 NSI1042-Q1SWVR SOP8(300mil) Pin Configuration and Description

<i>NSI1042-Q1SWVR PIN NO.</i>	<i>SYMBOL</i>	<i>FUNCTION</i>
1	VDD <sub>1</sub>	Power Supply for Side 1
2	TXD	CAN transmit data input (LOW for dominant and HIGH for recessive bus states)
3	RXD	CAN receive data output (LOW for dominant and HIGH for recessive bus states)
4	GND <sub>1</sub>	Ground 1, the ground reference for Isolator Side 1
5	GND <sub>2</sub>	Ground 2, the ground reference for Isolator Bus Side
6	CANL	Low-level CAN bus line
7	CANH	High-level CAN bus line
8	VDD <sub>2</sub>	Power supply for Bus Side

## 2. Absolute Maximum Ratings

<i>Parameters</i>	<i>Symbol</i>	<i>Min</i>	<i>Typ</i>	<i>Max</i>	<i>Unit</i>	<i>Comments</i>
Power Supply Voltage	VDD <sub>1</sub> , VDD <sub>2</sub>	-0.5		6.5	V	
Maximum Input Voltage	V <sub>TXD</sub>	-0.4		VDD <sub>1</sub> +0.4	V	
Maximum BUS Pin Voltage	V <sub>CANH</sub> , V <sub>CANL</sub>	-58		+58	V	
Output current	I <sub>o</sub>	-15		15	mA	
Operating Temperature	T <sub>opr</sub>	-40		125	°C	
Storage Temperature	T <sub>stg</sub>	-65		150	°C	

## 3. ESD Ratings

	<i>Ratings</i>	<i>Value</i>	<i>Unit</i>
Electrostatic discharge	Human body model (HBM), per AEC-Q100-002-RevD ● All pins	±6000	V
	Charged device model (CDM), per AEC-Q100-011-RevB ● All pins	±2000	V

## 4. Recommended Operating Conditions

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Supply voltage, controller side	V <sub>CC1</sub>	2.5		5.5	V	
Supply voltage, bus side	V <sub>CC2</sub>	4.5	5	5.5	V	
Voltage at bus pins (separately or common mode)	V <sub>I</sub> or V <sub>IC</sub>	-30		30	V	
High-level input voltage	V <sub>IH</sub>	2		5.5	V	TXD
Low-level input voltage	V <sub>IL</sub>	0		0.8	V	TXD
High-level output current	I <sub>OH</sub>	-70			mA	Driver
		-4			mA	Receiver
Low-level output current	I <sub>OL</sub>			70	mA	Driver
				4	mA	Receiver
Ambient Temperature	T <sub>A</sub>	-40		125	°C	
Junction temperature	T <sub>J</sub>	-40		150	°C	

## 5. Thermal Information

Parameters	Symbol	SOP8(300mil)	SOP16(300mil)	Unit
Junction-to-ambient thermal resistance	θ <sub>JA</sub>	100	69.9	°C/W
Junction-to-case(top) thermal resistance	θ <sub>JC (top)</sub>	40.8	31.8	
Junction-to-board thermal resistance	θ <sub>JB</sub>	51.8	29	

## 6. Specifications

### 6.1. Electrical Characteristics

(VDD1=2.5V~5.5V, VDD2=4.5V~5.5V, TA=-40°C to 125°C. Unless otherwise noted, Typical values are at VDD1 = 3.3V, VDD2 = 5V, TA = 25°C)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Supply Voltage	VDD <sub>1</sub>	2.5		5.5	V	
	VDD <sub>2</sub>	4.5	5	5.5	V	
Logic side supply current	IDD <sub>1</sub>		1.97	3.50	mA	VDD <sub>1</sub> =3.3V, TXD=0
			0.97	2.00	mA	VDD <sub>1</sub> =3.3V, TXD=VCC1
			2.02	3.50	mA	VDD <sub>1</sub> =5V, TXD=0
			1.02	2.00	mA	VDD <sub>1</sub> =5V, TXD=VCC1
Bus side supply current	IDD <sub>2</sub>		46	70	mA	VI=0V, R <sub>Load</sub> =60Ω
			5.54	10	mA	VI=VDD <sub>2</sub>
Thermal-Shutdown Threshold	T <sub>TS</sub>	155	165	180	°C	
Common Mode Transient Immunity	CMTI	±100	±150		kV/μs	
<b>Logic Side</b>						
High level input voltage	V <sub>IH</sub>	2			V	TXD pin
Low level input voltage	V <sub>IL</sub>			0.8	V	TXD pin
High level input current	I <sub>IH</sub>			10	μA	TXD pin
Low level input current	I <sub>IL</sub>	-10			μA	TXD pin
Output Voltage High	V <sub>OH</sub>	VDD <sub>1</sub> -0.4			V	I <sub>OH</sub> = -4mA, RXD pin
Output Voltage Low	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 4mA, RXD pin
Input Capacitance	C <sub>IN</sub>		2		pF	TXD pin
<b>Driver</b>						
CANH output voltage (Dominant)	V <sub>OH(D)</sub>	2.8	3.48	4.5	V	TXD=0V, R <sub>Load</sub> =60Ω
CANL output voltage (Dominant)	V <sub>OL(D)</sub>	0.8	1.25	2.25	V	TXD=0V, R <sub>Load</sub> =60Ω
CAN bus output voltage (Recessive)	V <sub>O(R)</sub>	2	0.5*VDD <sub>2</sub>	3	V	TXD=VDD1, R <sub>Load</sub> =60Ω
Differential output voltage (Dominant)	V <sub>OD(D)</sub>	1.5		3	V	VCC=5V, TXD=0, R <sub>Load</sub> =60Ω, see <a href="#">Figure 6.1</a>
Differential output voltage (Recessive)	V <sub>OD(R)</sub>	-0.05		0.05	V	VCC=5V, TXD=VIO, R <sub>Load</sub> =60Ω, see <a href="#">Figure 6.1</a>

Parameters	Symbol	Min	Typ	Max	Unit	Comments
		-0.1		0.1	V	VCC=5V, TXD=V <sub>IO</sub> , NO Load, see <a href="#">Figure 6.1</a>
Dominant short-circuit output current	I <sub>O(sc)dom</sub>	-100		-40	mA	TXD=0V, t < t <sub>Io(dom)TXD</sub> , V <sub>CANH</sub> =-30V
		40		100	mA	TXD=0V, t < t <sub>Io(dom)TXD</sub> , V <sub>CANL</sub> =30V
Recessive short-circuit output current	I <sub>O(sc)rec</sub>	-5		5	mA	Normal mode; V <sub>TXD</sub> = VDD1, V <sub>CANH</sub> = V <sub>CANL</sub> = -27 V to +30 V
<b>Receiver</b>						
Positive-going bus input threshold voltage	V <sub>IT+</sub>		750	900	mV	-12V < V <sub>COM</sub> < +12V
Negative-going bus input threshold voltage	V <sub>IT-</sub>	500	650		mV	
Hysteresis voltage	V <sub>HYS</sub>		100		mV	
Power-off (unpowered) bus input leakage current	I <sub>IOFF(LKG)</sub>	-5		5	µA	V <sub>CANH</sub> / V <sub>CANL</sub> = 5V, VCC = 0V, V <sub>IO</sub> = 0V
Input capacitance to ground	C <sub>I</sub>		13		pF	CANH or CANL
Differential input	C <sub>ID</sub>		5		pF	
Differential input resistance	R <sub>ID</sub>	19	33	52	kΩ	-2V ≤ V <sub>CANH</sub> ≤ 7V, -2V ≤ V <sub>CANL</sub> ≤ 7V, R <sub>ID</sub> =R <sub>CANH</sub> +R <sub>CANL</sub>
Input resistance	R <sub>IN</sub>	9	16	28	kΩ	-2V ≤ V <sub>CANH</sub> ≤ 7V, -2V ≤ V <sub>CANL</sub> ≤ 7V
Input resistance matching	R <sub>Imatch</sub>	-3		+3	%	CANH=CANL
Common-mode voltage range	V <sub>COM</sub>	-30		+30	V	

## 6.2. Switching Electrical Characteristics

(VDD1=2.5V~5.5V, VDD2=4.5V~5.5V, TA=-40°C to 125°C. Unless otherwise noted, Typical values are at VDD1 = 3.3V, VDD2 = 5V, TA = 25°C)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Loop delay1	T <sub>loop1</sub>		90	220	ns	Driver input to receiver output, Recessive to Dominant, see <a href="#">Figure 6.6</a>
Loop delay2	T <sub>loop2</sub>		100	220	ns	Driver input to receiver output, Dominant to Recessive, see <a href="#">Figure 6.6</a>
transmitted recessive bit width	t <sub>bit(bus)</sub>	435		530	ns	t <sub>bit(TXD)</sub> = 500 ns
		155		210	ns	t <sub>bit(TXD)</sub> = 200 ns
bit time on pin RXD	t <sub>bit(RXD)</sub>	400		550	ns	t <sub>bit(TXD)</sub> = 500 ns
		120		220	ns	t <sub>bit(TXD)</sub> = 200 ns
<b>Driver</b>						
Propagation delay time, recessive -to- dominant output	t <sub>PLH</sub>		52		ns	see <a href="#">Figure 6.3</a>
Propagation delay time, dominant -to- recessive output	t <sub>PHL</sub>		73		ns	see <a href="#">Figure 6.3</a>
Differential output signal rise time	t <sub>r</sub>		64		ns	see <a href="#">Figure 6.3</a>
Differential output signal fall time	t <sub>f</sub>		52		ns	see <a href="#">Figure 6.3</a>
Bus dominant time-out time	t <sub>TXD.DTO</sub>	800	2000	4000	μs	see <a href="#">Figure 6.7</a>
<b>Receiver</b>						
Propagation delay time, low-to-high-level output	t <sub>PLH</sub>		32		ns	see <a href="#">Figure 6.5</a>
Propagation delay time, high-to-low-level output	t <sub>PHL</sub>		35		ns	see <a href="#">Figure 6.5</a>
RXD signal rise time	t <sub>r</sub>		3		ns	see <a href="#">Figure 6.5</a>
RXD signal fall time	t <sub>f</sub>		3		ns	see <a href="#">Figure 6.5</a>

### 6.3. Parameter Measurement Information




Figure 6.1. Driver Voltage, Current and Test Definitions





Figure 6.2. Bus Logic State Voltage Definitions



A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  125 kHz, 50% duty cycle,  $t_r \leq 6$  ns,  $t_f \leq 6$  ns,  $Z_O = 50 \Omega$ .

B. CL includes instrumentation and fixture capacitance within  $\pm 20\%$ .

Figure 6.3. Driver Test Circuit and Voltage Waveform





Figure 6.4. Receiver Voltage and Current Definitions



- A. The input pulse is supplied by a generator having the following characteristics:  $\text{PRR} \leq 125 \text{ kHz}$ , 50% duty cycle,  $t_r \leq 6 \text{ ns}$ ,  $t_f \leq 6 \text{ ns}$ ,  $Z_0 = 50 \Omega$ .
- B.  $C_L$  includes instrumentation and fixture capacitance within  $\pm 20\%$ .

Figure 6.5. Receiver Test Circuit and Voltage Waveform





Figure 6.6.  $t_{\text{LOOP}}$  Test Circuit and Voltage Waveform



A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq 125$  kHz, 50% duty cycle,  $t_r \leq 6$  ns,  $t_f \leq 6$  ns,  $Z_0 = 50 \Omega$ .

B.  $C_L$  includes instrumentation and fixture capacitance within  $\pm 20\%$ .

Figure 6.7. Dominant Time-out Test Circuit and Voltage Waveform




Figure 6.8. Driver Short-Circuit Current Test Circuit and Waveform




Figure 6.9. Common-Mode Transient Immunity Test Circuit

## 7. High Voltage Feature Description

### 7.1. Insulation and Safety Related Specifications

Description	Symbol	Value		Unit	Comments
		SOP8(300mil)	SOP16(300mil)		
Minimum External Clearance	CLR	8	8	mm	
Minimum External Creepage	CPG	8	8	mm	
Distance Through Insulation	DTI		28	μm	
Tracking Resistance (Comparative Tracking Index)	CTI		>600	V	
Material Group			I		

Description	Test Condition	Value	
		SOP8(300mil)	SOP16(300mil)
Overvoltage Category per IEC60664-1	For Rated Mains Voltage $\leq 150\text{Vrms}$	I to IV	I to IV
	For Rated Mains Voltage $\leq 300\text{Vrms}$	I to IV	I to IV
	For Rated Mains Voltage $\leq 600\text{Vrms}$	I to IV	I to IV
	For Rated Mains Voltage $\leq 1000\text{Vrms}$	I to III	I to III
Climatic Classification		40/125/21	
Pollution Degree per DIN VDE 0110		2	

### 7.2. Insulation Characteristics

Description	Test Condition	Symbol	Value		Unit
			SOP8(300mil)	SOP16(300mil)	
Maximum Repetitive Isolation Voltage		$V_{IORM}$	2121	2121	$V_{PEAK}$
Maximum Working Isolation Voltage	AC voltage	$V_{IOWM}$	1500	1500	$V_{RMS}$
	DC voltage		2121	2121	$V_{DC}$
Apparent Charge	Method a, after Input/output safety test subgroup 2/3, $V_{ini}=V_{IOTM}$ , $t_{ini}=60\text{s}$ , $V_{pd(m)}=1.2*V_{IORM}$ , $t_m=10\text{s}$ .	$Q_{pd}$	<5	<5	pC
	Method a, after environmental tests subgroup 1, $V_{ini}=V_{IOTM}$ , $t_{ini}=60\text{s}$ , $V_{pd(m)}=1.6*V_{IORM}$ , $t_m=10\text{s}$				
	Method b, routine test (100%)				

	production) and preconditioning (type test); $V_{ini}=1.2*V_{IOTM}$ , $t_{ini}=1s$ $V_{pd(m)}=1.875*V_{IORM}$ , $t_m=1s$ (method b1) or $V_{pd(m)}=V_{ini}$ , $t_m=t_{ini}$ (method b2)					
Maximum Transient Isolation Voltage	$t = 60 \text{ sec}$	$V_{IOTM}$	8000	8000	$V_{PEAK}$	
Maximum impulse voltage	Tested in air, 1.2/50 $\mu\text{s}$ waveform per IEC62368-1	$V_{IMP}$	6250	6250	$V_{PEAK}$	
Maximum Surge Isolation Voltage	Test method per IEC62368-1, 1.2/50 $\mu\text{s}$ waveform, $V_{IOSM} \geq V_{IMP} \times 1.3$	$V_{IOSM}$	10000	10000	$V_{PEAK}$	
Isolation Resistance	$V_{IO} = 500V, T_A = 25^\circ\text{C}$	$R_{IO}$	$>10^{12}$		$\Omega$	
	$V_{IO} = 500V, 100^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$		$>10^{11}$			
	$V_{IO} = 500V, T_A = T_s$		$>10^9$			
Isolation Capacitance	$f = 1\text{MHz}$	$C_{IO}$	1.2		pF	
Insulation Specification per UL1577						
Insulation voltage per UL	$V_{TEST} = V_{ISO}, t = 60 \text{ s}$ (qualification) $V_{TEST} = 1.2 \times V_{ISO}, t = 1 \text{ sec}$ , (100% production test)	$V_{ISO}$	5000	5700	$V_{rms}$	

### 7.3. Safety-Limiting Values

Reinforced isolation safety-limiting values as outlined in VDE-0884-17 of NSI1042-Q1SWVR

Description	Test Condition	Value	Unit
Safety Supply Power	$R_{\theta JA} = 100 \text{ }^\circ\text{C/W}^1), T_J = 150 \text{ }^\circ\text{C, } T_A = 25 \text{ }^\circ\text{C}$	1250	mW
Safety Supply Current	$R_{\theta JA} = 100 \text{ }^\circ\text{C/W}^1), V_I = 5V, T_J = 150 \text{ }^\circ\text{C, } T_A = 25 \text{ }^\circ\text{C}$	250	mA
Safety Temperature <sup>2)</sup>		150	°C

- Calculate with the junction-to-air thermal resistance,  $R_{\theta JA}$ , of SOP8(300mil) package ([Thermal Information Table](#)) which is that of a device installed on a low effective thermal conductivity test board (1s) according to JESD51-3.
- The maximum safety temperature has the same value as the maximum junction temperature ( $T_J$ ) specified for the device.




Figure 7.1 NSI1042-Q1SWVR Thermal derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN EN IEC 60747-17 (VDE 0884-17)

Reinforced isolation safety-limiting values as outlined in VDE-0884-17 of NSI1042-Q1SWR

Description	Test Condition	Value	Unit
Safety Supply Power	$R_{\theta JA} = 69.9 \text{ °C/W}^1$ , $T_J = 150 \text{ °C}$ , $T_A = 25 \text{ °C}$	1788	mW
Safety Supply Current	$R_{\theta JA} = 69.9 \text{ °C/W}^1$ , $V_I = 5V$ , $T_J = 150 \text{ °C}$ , $T_A = 25 \text{ °C}$	357	mA
Safety Temperature <sup>2)</sup>		150	°C

- 1) Calculate with the junction-to-air thermal resistance,  $R_{\theta JA}$ , of SOP16(300mil) package ([Thermal Information Table](#)) which is that of a device installed on a low effective thermal conductivity test board (1s) according to JESD51-3.
- 2) The maximum safety temperature has the same value as the maximum junction temperature ( $T_J$ ) specified for the device.




Figure 7.2 NSI1042-Q1SWR Thermal derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN EN IEC 60747-17 (VDE 0884-17)

#### 7.4. Regulatory information

The NSI1042-Q1SWR is approved by the organizations listed in table.

	CUL	VDE	CQC
UL 1577 Component Recognition Program	Approved under CSA Component Acceptance Notice 5A	DIN EN IEC 60747-17 (VDE 0884-17)	Certified according to GB4943.1
Single Protection, $5700\text{V}_{\text{rms}}$ Isolation voltage	Single Protection, $5700\text{V}_{\text{rms}}$ Isolation voltage	Reinforced Insulation $V_{\text{IORM}}=2121\text{Vpeak}$ $V_{\text{IOTM}}=8000\text{Vpeak}$ $V_{\text{IOSM}}=10000\text{Vpeak}$	Reinforced insulation
File (pending)	File (pending)	File (pending)	File (pending)

The NSI1042-Q1SWVR is approved by the organizations listed in table.

	CUL	VDE	CQC
UL 1577 Component Recognition Program	Approved under CSA Component Acceptance Notice 5A	DIN EN IEC 60747-17 (VDE 0884-17)	Certified according to GB4943.1
Single Protection, $5000\text{V}_{\text{rms}}$ Isolation voltage	Single Protection, $5000\text{V}_{\text{rms}}$ Isolation voltage	Reinforced Insulation $V_{\text{IORM}}=2121\text{Vpeak}$ $V_{\text{IOTM}}=8000\text{Vpeak}$ $V_{\text{IOSM}}=10000\text{Vpeak}$	Reinforced insulation
File (pending)	File (pending)	File (pending)	File (pending)

## 8. Function Description

The NSI1042 is an isolated CAN transceiver which fully compatible with the ISO11898-2 standard. The NSI1042 integrated two channel digital isolators and a high reliability CAN transceiver. The digital isolator is silicon oxide isolation based on Novosense capacity isolation technology. The high integrated solution can help to simplify system design and improve reliability. The NSI1042 device is safety certified by UL1577 support 5kV<sub>rms</sub> insulation withstand voltages, while providing high electromagnetic immunity and low emissions. The data rate of the NSI1042 is up to 5Mbps. The NSI1042 provides thermal protection and transmit data dominant time out function.

### 8.1. Device Functional Modes

Table 8.1. Driver Function Table

<i>TXD</i>	<i>CANH</i>	<i>CANL</i>	<i>BUS STATE</i>
L	H	L	Dominant
H	Z	Z	Recessive
Open	Z	Z	Recessive

<sup>1</sup> H= high level; L=low level; Z= common mode(recessive) bias to V<sub>cc</sub>/2

Table 8.2. Receiver Function Table

<i>V<sub>ID</sub>=CANH-CANL</i>	<i>RXD</i>	<i>BUS STATE</i>
$V_{ID} \geq 0.9V$	L	Dominant
$0.5V < V_{ID} < 0.9V$	X	Uncertain
$V_{ID} \leq 0.5V$	H	Recessive
Open	H	Recessive

<sup>1</sup> H= high level; L=low level; X= uncertain

## 8.2. TXD dominant time-out function

A 'TXD dominant time-out' timer circuit prevents the bus lines from being driven to a permanent dominant state (blocking all network communication) if pin TXD is forced permanently LOW by a hardware and/or software application failure. The timer is triggered by a negative edge on pin TXD.

If the duration of the LOW level on pin TXD exceeds the internal timer value ( $t_{TXD\_DTO}$ ), the transmitter is disabled, driving the bus lines into a recessive state. The timer is reset by a positive edge on pin TXD.

## 8.3. Bus dominant time-out function

In Standby mode, a 'bus dominant time-out' timer is started when the CAN bus changes from recessive to dominant state. If the dominant state on the bus persists for longer than  $t_{lo(dom)bus}$ , the RXD pin is forced HIGH. This prevents a clamped dominant bus (due to a bus short-circuit or a failure in one of the other nodes on the network) generating a permanent wake-up request. The bus dominant time-out timer is reset when the CAN bus changes from dominant to recessive state.

## 8.4. Current Protection

A current-limiting circuit protects the transmitter output stage from damage caused by accidental short-circuit to either positive or negative supply voltage, although power dissipation increases during this fault condition.

## 8.5. Over Temperature Protection

The output drivers are protected against over-temperature conditions. If the virtual junction temperature exceeds the shutdown junction temperature  $T_{TS}$ , the output drivers will be disabled until the virtual junction temperature becomes lower than  $T_{TS}$  and TXD becomes recessive again.

By including the TXD condition, the occurrence of output driver oscillation due to temperature drifts is avoided.

## 9. Application Note

### 9.1. Typical Application

The NSI1042 requires a 0.1  $\mu\text{F}$  bypass capacitors between VDD<sub>1</sub> and GND<sub>1</sub>, VDD<sub>2</sub> and GND<sub>2</sub>. The capacitor should be placed as close as possible to the package. The figure 9.1 is the basic schematic of NSI1042.




Figure 9.1 Basic schematic of NSI1042

### 9.2. PCB Layout

The recommended PCB layout shown below.




Figure 9.2 Recommended PCB Layout — Top Layer




Figure 9.3 Recommended PCB Layout — Bottom Layer

## 10. Package Information




Figure 10.1 SOP8(300mil) Package Shape and Dimension in millimeters




Figure10.2 SOP8(300mil) Package Board Layout Example




Figure 10.3 SOP16(300mil) Package Shape and Dimension in millimeters




Figure 10.4 SOP16(300mil) Package Board Layout Example



## 11. Order Information

<i>Part Number</i>	<i>Isolation Rating (kV)</i>	<i>Max Data Rate (Mbps)</i>	<i>Temperature</i>	<i>MSL</i>	<i>Package Type</i>	<i>Package Drawing</i>	<i>SPQ</i>
NSI1042-Q1SWVR	5	5 (CAN FD)	-40 to 125°C	3	SOP8 (300mil)	SOW8	1000
NSI1042-Q1SWR	5.7	5 (CAN FD)	-40 to 125°C	2	SOP16 (300mil)	SOW16	1000
NOTE: All packages are RoHS-compliant with peak reflow temperatures of 260 °C according to the JEDEC industry standard classifications and peak solder temperatures. All devices are AEC-Q100 (Grade 1) qualified.							

## 12. Documentation Support

<i>Part Number</i>	<i>Product Folder</i>	<i>Datasheet</i>	<i>Technical Documents</i>	<i>Isolator selection guide</i>
NSI1042	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>

## 13. Tape and Reel Information



PRODUCT SPECIFICATION						
TAPE WIDTH	Ø A ±2.0	Ø N ±2.0	W1	W2 (Max)	W3	E (MIN)
08MM	330	178	8.4 <sup>+1.5</sup> <sub>-0.0</sub>	14.4	SHALL ACCOMMODATE TAPE WIDTH WITHOUT INTERFERENCE	5.5
12MM	330	178	12.4 <sup>+2.0</sup> <sub>-0.0</sub>	18.4		5.5
16MM	330	178	16.4 <sup>+2.0</sup> <sub>-0.0</sub>	22.4		5.5
24MM	330	178	24.4 <sup>+2.0</sup> <sub>-0.0</sub>	30.4		5.5
32MM	330	178	32.4 <sup>+2.0</sup> <sub>-0.0</sub>	38.4		5.5

SURFACE RESISTIVITY			
LEGEND	SR RANGE	TYPE	COLOUR
A	BELOW $10^{12}$	ANTISTATIC	ALL TYPES
B	$10^6$ TO $10^{11}$	STATIC DISSIPATIVE	BLACK ONLY
C	$10^5$ & BELOW $10^5$	CONDUCTIVE(GENERIC)	BLACK ONLY
E	$10^9$ TO $10^{11}$	ANTISTATIC(COATED)	ALL TYPES

Figure 13.1 Reel Information (for all packages)




Figure 13.2 Tape Information of SOW8





Figure 13.3 Tape and Reel Information of SOW16

## 14. Revision History

<i>Revision</i>	<i>Description</i>	<i>Date</i>
1.0	Initial version	2023/12/15

## **IMPORTANT NOTICE**

The information given in this document shall in no event be regarded as any warranty or authorization of, express or implied, including but not limited to accuracy, completeness, merchantability, fitness for a particular purpose or infringement of any third party's intellectual property rights.

You are solely responsible for your use of Novosense' products and applications, and for the safety thereof. You shall comply with all laws, regulations and requirements related to Novosense's products and applications, although information or support related to any application may still be provided by Novosense.

The resources are intended only for skilled developers designing with Novosense' products. Novosense reserves the rights to make corrections, modifications, enhancements, improvements or other changes to the products and services provided. Novosense authorizes you to use these resources exclusively for the development of relevant applications designed to integrate Novosense's products. Using these resources for any other purpose, or any unauthorized reproduction or display of these resources is strictly prohibited. Novosense shall not be liable for any claims, damages, costs, losses or liabilities arising out of the use of these resources.

For further information on applications, products and technologies, please contact Novosense ([www.novosns.com](http://www.novosns.com) ).

**Suzhou Novosense Microelectronics Co., Ltd**